Negative impedance converter circuits (NICs) are important building blocks in design and manufacturing of analog and mixed mode integrated circuits. In this paper, a catalogue of single current feedback amplifier-based negative impedance converter circuits having impedance scaling properties is proposed. Various examples are presented to illustrate the versatility of proposed NIC circuits.
Introduction
The introduction of current feedback amplifiers (CFAs) has significantly increased the designer's ability to solve difficult amplifier problems. The current feedback architecture has much higher slew rate and frequency bandwidth than the conventional voltage feedback (op-amp) circuits , and their small signal bandwidth is fairly constant for all gains [1] [2] [3] . CFAs are used in broadcast video systems, radar systems, IF and RF stages, RGB distribution systems and many other high speed, high frequency systems 4 .
Integrated circuit design-and-manufacturers have to cope with the problem of integrating large valued passive components. For example, both active and passive resistors are used in IC designs.When area required for passive resistors becomes excessive, the active resistor is implemented. However, active resistors are typically nonlinear and often require special biasing considerations 5 . Therefore , resistance scaling (resistor multiplication) can be very useful alternative 6, 7 .The same concept is applicable to capacitance multiplication, as well. Negative impedance converters (NICs) are used to neutralize unwanted ordinary impedances, or to adjust pole locations. Although conventional op-amp NIC circuit provides impedance scaling, voltage feedback nature of this element precludes its applicability at higher frequencies. On the othe hand, traditional CFA (or positive second generation current conveyor, CCII+) based NIC circuits employ single active element and single passive component 8 , however, such a minimal configuration does not permit negative impedance scaling. Although various papers exist on positive impedance scaling (resistor-and capacitor-multiplication) circuits, only few papers report circuits related to negative impedance scaling. 9 This paper presents a catalogue of NIC circuits employing single CFA and three passive components, so that, a scaled negative impedance realization can be possible. Examples are given to illustrate their applications.
Circuits
A symbolic notation of a CFA and its non-ideal equivalent circuit including various parasitics is shown in Fig.1 . The ideal CFA can be described by the following equations: v y =v x , v w =v z , i z =i x , i y =0
(1) Fig. 1 . a) The CFA symbol; b) CFA non-ideal equivalent circuit.
Six NIC circuits using single CFA and three passive components, are displayed in Table  1 . These circuits are voltage-inversion-type (VNICs). Using (1) and with routine circuit computations, their ideal impedance values are derived and also indicated in Table 1 . The main difference between the NIC circuits described in this study is the type of connection for external compensation (z) terminal. The first circuit has no external connection to z terminal. In the second circuit, this terminal is grounded through an impedance Z 2 (with Z 2 >Z 1 ), while it is connected to inverting terminal of the CFA, through impedance Z 2 , in third circuit. The rest of the other three NICs use a feedback impedance Z 3 from the z terminal of CFA to the non-inverting (y) terminal. ( In fact, the last two NICs employ only single CCII+ , since unity buffer circuit at the output of CFA is not included in their configuration). Equations in Table 1 
Non-ideal CFA case
For the non-ideal case, with v y =βv x , v w =γv z , i z =αi x , with α=1−ε i , β=1−ε v , γ=1−ε ο where ε v , ε ο are voltage tracking errors and ε i is the current tracking error, input impedance equations are modified. For example, for the NIC 2 and NIC 3, input impedances take the form of respectively. Tracking errors cause deviations in practical performances from those theoretically predicted (ideal equations of Table 1 ). Fig. 2 demonstrates results for the frequency response simulations of a CFA-based (type 1) NIC circuit compared to the frequency response of the same topology using a conventional op-amp (OP-27, Analog Devices), where AD 844 is used as the CFA and all passive components are selected as 1kΩ resistors for both types of circuits. 
Stability considerations
In the following, type 3 NIC circuit of Table 1 is analyzed as an example for the stability considerations of the proposed circuits. Applying the well known general feedback model to type 3 NIC circuit, then letting V in =0, and breaking the loop between the z-terminal of the CFA and impedance Z 2 , injecting test signal V TI at this point will result a signal V TO appear at the output of CFA.
Combining the external components with the internal model of the CFA, and assuming voltage buffers with G B = G OUT =1, the NIC schematic reduces to the equivalent circuit shown in Fig. 3 Here, with Z P =C P ||R P , 
V TI can then be expressed in terms of I 1 :
( )
Then, loop gain is: This last expression shows that stability of this NIC circuit is influenced by the value of impedance connected to z-terminal, transimpedance and the impedance on positive feedback path. Even if the phase margin is positive for an individual NIC, its implementation in combination with external components may easily result in unstable condition. In order to prevent unstabilities, care should be taken to minimize parasitic capacitances specifically when designing negative resistance multiplication circuits. Fig.4 was set up in the laboratory using circuits of Table 1 . Fig.5 displays R b ||R NIC plot as a function of smaller resistor R 3 for type 3 NIC circuit. In this resistive load cancellation case, the scale factor is selected as R 1 /R 2 =10. When all resistors for this NIC circuit are 1kΩ, the scale factor is unity and measured input resistance is -2200Ω, in close agreement with the simulation result ( Table 2 ). Its deviation from ideal value obtained when using the formula given in Table  1 mainly originates from tracking errors of the CFA and measurement errors. 
Design Examples

The circuit in
Oscillator design
Since NICs are potentially unstable two-ports, they are particularly suitable building blocks for oscillator circuit design. In the following, type 1, type 2 and type 6 NIC configurations are used to demonstrate the feasibility of NIC based oscillator synthesis procedure employing CFAs.
5.2.1.
In table 1, from given input impedance of the first NIC, one may write 
where Z P =R P ||C P . Using the template in respectively. This is a single resistor controlled oscillator (SRCO) 12 , with independent control of FO and CO, (by tuning R2 and C2) and having active and passive sensitivities less than ½. Experimental tests of this oscillator circuit using the AD 844 CFA has shown that oscillation frequencies between 0.08 MHz -22 MHz can be obtained when C 2 =4.7pF, C 4 =22pF, R 1 =R 3 =100Ω, and R 2 is varied by a 1kΩ potentiometer.
5.2.2.
Applying the same design template in Fig.4 .a to type 2 NIC circuit of Table 1 with 1/Y=R, Z 1 =R 1 , Z 2 =R 2 , Z 3 =1/sC 3 , R 2 <<R P , where Z P =R P ||C P , one obtains another oscillator configuration 13 shown in Fig.6 .c, with
However, this circuit does not have independent control of FO and CO in contrast to previous SRCO. Realisation of an oscillator using a "type 1" NIC, c) Realisation of an oscillator using a "type 2" NIC, d) Realisation of an oscillator using a "type 6" NIC.
5.2.3.Using type 6 NIC circuit of
Conclusion
A catalogue of CFA-based voltage-inversion-type NIC configurations, having impedance scaling properties is given. Oscillator synthesis and resistance multiplication applications are described, along with the circuit simulations and experimental results verifying theoretical formulations. NIC-based oscillator synthesis procedure 15 is an alternative to existing oscillator realisation methods 16, 17 , provided that eneough NIC configurations are available. On the other hand, example 1 demonstrates the impedance scaling advantage of the proposed circuits, i.e., large valued negative resistor or capacitor values can be realized by employing the NICs with smaller capacitor and resistor values, which lends itself to full integrability. Since the problem of integrating large valued passive components is still one of the challenging issues in IC manufacturing industry, the NICs described in this study are expected to be useful in different analog and mixed signal processing circuit designs of any scale, including low voltage, low power, fully integrated circuit applications.
